The hot-carrier degradation mechanism under AC stress are investigated for LDDMOSFET's. Enhanced 
I. INTRODUCTION It has been reported that gate-pulseinduced noise from wiring inductance causes enhanced device degradation under AC stress and screen intrinsic AC effects( I ) ( 2) . After taking measures to suppress the noise, enhanced AC hot-carrier degradation was observed in single drain (SD) structure MOSFET's. The intrinsic enhanced degradation is explained well by the hot-hole-generated neutral-electron-trap model (3) For VD=6 V in Fig. l , as the duration of hot-hole injection (i.e., the number of injected hot-holes) increases with the increase in VG pulse rise time, enhanced degradation appears in Agm/gm and AVth.
NEW AC DEGRADATION MECHANISM
TheAgmlgm and AVth dependence upon stress frequency are shown in Fig. 3 critical value, although AVth is independent of stress frequency, Agm/gm increases with increasing stress frequency. This is enhanced AC degradation in Agm/gm peculiar to the LDD structure. As shown in Fig. 4(a) Here, the reason that the enhanced degradation does not appear in the A g m / gm for VD=5.5 V in Fig. 1(a) is the difference in the gate pulse height. Hot-carrier stress for VD=5.5 V in Fig. 1(a) is imposed at the gate pulse height which gives the maximum substrate current. This is the bias condition showing the maximum degradation rate. In this case, A gm/gm is caused while the gate switch is on ("gate on" period) and the effect during the rising and falling edges of the gate pulse is negligibly small.
CONCLUSION
AC hot-carrier effects exist in LDDMOSFET's, and are explained well by the neutral-electron-trap generation model to be due to hot-hole injection, the same as in SDMOSFET's. AC enhanced degradation peculiar to the LDD structure appears in gm degradation under drain voltages lower than a critical value, above which AC hot-carrier effects appears in the Vth shift.
